VLSI Implementation of a Neuromime Pulse Generator for Eckhorn Neurons

Ben Sharon, and Richard B. Wells

Authors’ affiliations:

Ben Sharon, and Richard B. Wells (MRC Institute, University of Idaho, BEL 317, Moscow, Idaho, USA, 83844-1024)

Email address of corresponding author: rwells@mrc.uidaho.edu
VLSI Implementation of a Neuromime Pulse Generator for Eckhorn Neurons

Ben Sharon, and Richard B. Wells

The Eckhorn neuron model has important applications in image processing by means of pulse-coded neural networks. It is composed of two principal parts, the dendrite and the neuromime pulse generator. This paper discusses a VLSI design of a neuromime pulse generator for implementation in Eckhorn neurons.

Introduction: The Eckhorn neuron model (ENM) is presently the most commonly used neuron in artificial pulse-coded neural network (PCNN) implementations in the field of image processing. The ENM was proposed in 1990 by Eckhorn et al. [1] as a means to achieve feature-linking and region-linking among distributed assemblies of neural subnetworks. Although it is not the only artificial neuron capable of producing synchronized firing patterns from assemblies of neurons [2], its simplicity relative to previous non-integrate-and-fire pulse coded neuron models and the flexibility of its structure have both contributed to its popularity in engineering applications. The ENM has demonstrated not only the ability to achieve time-locked, synchronous firing patterns in PCNN’s, but has also been shown to produce networks with such desirable features as insensitivity to input field translations, rotations, and scaling [3]. These are the features that the integrate-and-fire neuron (IFN) has not convincingly demonstrated to date.

In most artificial neural network (ANN) implementations, the basic neuron element is a single-compartment model, which means the neuron models the entire
neuron cell. In contrast, the ENM is a multi-compartment neuron model. A simplified representation of the ENM is depicted in Fig. 1. The ENM separates the functions of the cell body (soma) and dendrite, and a single neuron may have multiple dendrites. The ENM dendrites carry out most of the signal processing performed by the neuron and the soma is used as an output pulse generator. The key feature of the ENM is the linking field structure, and it is the linking field that is responsible for the ability of the ENM to achieve time-locked synchronous firing patterns in cell assemblies. The remainder of this paper focuses solely on the VLSI implementation of the neuromime pulse generator (NMPG), which converts the net dendritic activity, $U_m$, into a pulsed output.

**Circuit:** A schematic of the NMPG circuit is shown in Fig. 2. The circuit receives an input signal representing the total dendrite activity, $U_m$, and generates a pulsed output at a frequency approximately proportional to the magnitude of the input signal.

The critical functions of the NMPG are a comparator and a feedback leaky integrator (LI), which was previously reported in [4]. The comparator is implemented with transistors M1-M4 while the LI is comprised of transistors M10-M17. The non-inverting input to the comparator is the gate of M3, which is a magnitude signal representing the net activity, $U_m$, from a dendrite. The output of the comparator is at the drain of M4, which controls a switch comprised of transistors M7 and M8. Increasing $U_m$ increases the drain current of M3, and if this current exceeds the drain current of M4 the comparator output goes HIGH. The inverting input of the comparator (gate of M4) receives the LI output (drain of M16), and if the drain current of M4 exceeds that of M3 the comparator output will go LOW.
A LOW comparator output shunts current source $I_{pg}$ to ground through switch transistor M7 leaving the LI operating under nominal bias conditions set by current source $I_{bias}$. A HIGH comparator output shunts $I_{pg}$ through switch transistor M8 to a summing resistor (SR) implemented by transistor M9 operating in the triode region. The additional current drawn through M9 while the comparator output is HIGH results in the activation of the LI. The LI signal is fed back to the inverting input to the comparator comprised of a differential amplifier implemented by transistors M4, M5, and M6 with M6 operating in the triode region as a resistor. The function of M6 is to provide source degeneration for transistor M3. Correspondingly, as the LI output increases, the current through M6 increases and the result is a decrease in the drain current of M3 allowing the comparator output to reset. Table 1 lists the W/L ratios of the transistors.

Results: Fig. 3 shows the output of the NMPG in response to an increasing input signal, $U_m$. The input signal starts at 0 volts and is initially stepped up to a value of 1.5 volts (the threshold at which the pulse generator begins generating symmetric pulses). The magnitude of the input signal is then increased in increments of 0.1 volts for the remainder of the simulation. Notice that the increasing input signal level gives rise to an increase in the firing rate of the pulse generator.

Fig. 4 depicts the frequency vs. input voltage level of the NMPG circuit for voltages ranging from 1.6 to 2.8 volts. The output frequency starts at roughly 2.2 MHz for an input voltage of 1.6 volts and increases linearly to a value of 10 MHz for an input voltage of 2.55 volts. This results in a frequency gain of approximately 9.25 MHz/volt.
with an input voltage range corresponding to 20% of the supply voltage (+5V for this design).

**Conclusion:** This paper has presented an economical VLSI implementation of a neuromime pulse generator for use in Eckhorn neurons, which have demonstrated the ability to achieve time-locked, synchronous firing patterns in PCNN’s. The circuit makes use of a comparator circuit in conjunction with a single leaky integrator to produce a pulsed output at a frequency proportional to the magnitude of the input signal. The design produces all neuromime properties required by the Eckhorn scheme including a minimum firing threshold level and single-time-constant ac thresholding following the generation of an action potential. Prototypes of the pulse generator have been fabricated by MOSIS™ using a 1.5µ process and are presently being tested.

**Acknowledgements:** This work was supported by the NSF-Idaho EPSCoR Program and by the National Science Foundation under award number EPS-0132626.

**References**


**Figure Captions:**

**Fig. 1** Simplified Eckhorn neuron model. The neuron has two types of synapses. Feeding field synapses are data-path synapses carrying the information to be processed by the network. Linking field synapses are modulatory synapses that control the type of signal processing carried out by the neuron. The net dendrite activity, $U_m$, is applied to the NMPG to produce a frequency-modulated output.

**Fig. 2** Circuit diagram of the NMPG.

**Fig. 3** Increasing pulse repetition rate for the NMPG. An increasing input signal $U_m (......)$ results in an increase in the pulse frequency of NMPG_out ( ____ ).

**Fig. 4** NMPG output frequency vs. input voltage.

**Table Captions:**

**Table 1:** W/L ratios for CMOS transistors ($\mu$m/$\mu$m).
Authors’ affiliations:

Ben Sharon, and Richard B. Wells (MRC Institute, University of Idaho, BEL 317, Moscow, Idaho, USA, 83844-1024)

Email address of corresponding author: rwells@mrc.uidaho.edu
Fig. 1
Fig. 2

Neuromime Pulse Generator

M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 M16 M17

LI_out

NMPG_out

+5 +5 +5 +5 +5 +5 +5

Vb4 Vb3 Vb2 Vb1

Um

Ipg Ibias

9
Fig. 3
Table 1

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>4/2</td>
<td>M10</td>
<td>4/4</td>
</tr>
<tr>
<td>M2</td>
<td>20/2</td>
<td>M11</td>
<td>4/4</td>
</tr>
<tr>
<td>M3</td>
<td>20/2</td>
<td>M12</td>
<td>4/4</td>
</tr>
<tr>
<td>M4</td>
<td>4/20</td>
<td>M13</td>
<td>4/20</td>
</tr>
<tr>
<td>M5</td>
<td>12/2</td>
<td>M14</td>
<td>8/2</td>
</tr>
<tr>
<td>M6</td>
<td>5/4</td>
<td>M15</td>
<td>20/2</td>
</tr>
<tr>
<td>M7</td>
<td>4/2</td>
<td>M16</td>
<td>20/2</td>
</tr>
<tr>
<td>M8</td>
<td>4/2</td>
<td>M17</td>
<td>4/15</td>
</tr>
<tr>
<td>M9</td>
<td>5/2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>